2023-08-30 17:31:07 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2023-10-24 12:59:35 +02:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2020-2022, Linaro Limited
|
|
|
|
|
* Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved
|
|
|
|
|
*/
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
#ifndef _DPU_HW_DSC_H
|
|
|
|
|
#define _DPU_HW_DSC_H
|
|
|
|
|
|
|
|
|
|
#include <drm/display/drm_dsc.h>
|
|
|
|
|
|
|
|
|
|
#define DSC_MODE_SPLIT_PANEL BIT(0)
|
|
|
|
|
#define DSC_MODE_MULTIPLEX BIT(1)
|
|
|
|
|
#define DSC_MODE_VIDEO BIT(2)
|
|
|
|
|
|
|
|
|
|
struct dpu_hw_dsc;
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* struct dpu_hw_dsc_ops - interface to the dsc hardware driver functions
|
|
|
|
|
* Assumption is these functions will be called after clocks are enabled
|
|
|
|
|
*/
|
|
|
|
|
struct dpu_hw_dsc_ops {
|
|
|
|
|
/**
|
|
|
|
|
* dsc_disable - disable dsc
|
|
|
|
|
* @hw_dsc: Pointer to dsc context
|
|
|
|
|
*/
|
|
|
|
|
void (*dsc_disable)(struct dpu_hw_dsc *hw_dsc);
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* dsc_config - configures dsc encoder
|
|
|
|
|
* @hw_dsc: Pointer to dsc context
|
|
|
|
|
* @dsc: panel dsc parameters
|
|
|
|
|
* @mode: dsc topology mode to be set
|
|
|
|
|
* @initial_lines: amount of initial lines to be used
|
|
|
|
|
*/
|
|
|
|
|
void (*dsc_config)(struct dpu_hw_dsc *hw_dsc,
|
|
|
|
|
struct drm_dsc_config *dsc,
|
|
|
|
|
u32 mode,
|
|
|
|
|
u32 initial_lines);
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* dsc_config_thresh - programs panel thresholds
|
|
|
|
|
* @hw_dsc: Pointer to dsc context
|
|
|
|
|
* @dsc: panel dsc parameters
|
|
|
|
|
*/
|
|
|
|
|
void (*dsc_config_thresh)(struct dpu_hw_dsc *hw_dsc,
|
|
|
|
|
struct drm_dsc_config *dsc);
|
|
|
|
|
|
|
|
|
|
void (*dsc_bind_pingpong_blk)(struct dpu_hw_dsc *hw_dsc,
|
|
|
|
|
enum dpu_pingpong pp);
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct dpu_hw_dsc {
|
|
|
|
|
struct dpu_hw_blk base;
|
|
|
|
|
struct dpu_hw_blk_reg_map hw;
|
|
|
|
|
|
|
|
|
|
/* dsc */
|
|
|
|
|
enum dpu_dsc idx;
|
|
|
|
|
const struct dpu_dsc_cfg *caps;
|
|
|
|
|
|
|
|
|
|
/* ops */
|
|
|
|
|
struct dpu_hw_dsc_ops ops;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
2023-10-24 12:59:35 +02:00
|
|
|
* dpu_hw_dsc_init() - Initializes the DSC hw driver object.
|
|
|
|
|
* @cfg: DSC catalog entry for which driver object is required
|
|
|
|
|
* @addr: Mapped register io address of MDP
|
|
|
|
|
* Return: Error code or allocated dpu_hw_dsc context
|
|
|
|
|
*/
|
|
|
|
|
struct dpu_hw_dsc *dpu_hw_dsc_init(const struct dpu_dsc_cfg *cfg,
|
|
|
|
|
void __iomem *addr);
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* dpu_hw_dsc_init_1_2() - initializes the v1.2 DSC hw driver object
|
|
|
|
|
* @cfg: DSC catalog entry for which driver object is required
|
2023-08-30 17:31:07 +02:00
|
|
|
* @addr: Mapped register io address of MDP
|
|
|
|
|
* Returns: Error code or allocated dpu_hw_dsc context
|
|
|
|
|
*/
|
2023-10-24 12:59:35 +02:00
|
|
|
struct dpu_hw_dsc *dpu_hw_dsc_init_1_2(const struct dpu_dsc_cfg *cfg,
|
|
|
|
|
void __iomem *addr);
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* dpu_hw_dsc_destroy - destroys dsc driver context
|
|
|
|
|
* @dsc: Pointer to dsc driver context returned by dpu_hw_dsc_init
|
|
|
|
|
*/
|
|
|
|
|
void dpu_hw_dsc_destroy(struct dpu_hw_dsc *dsc);
|
|
|
|
|
|
|
|
|
|
static inline struct dpu_hw_dsc *to_dpu_hw_dsc(struct dpu_hw_blk *hw)
|
|
|
|
|
{
|
|
|
|
|
return container_of(hw, struct dpu_hw_dsc, base);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif /* _DPU_HW_DSC_H */
|
