142 lines
3.5 KiB
C
142 lines
3.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* This file is part of wl1271
|
|
*
|
|
* Copyright (C) 1998-2009 Texas Instruments. All rights reserved.
|
|
* Copyright (C) 2008-2009 Nokia Corporation
|
|
*
|
|
* Contact: Luciano Coelho <luciano.coelho@nokia.com>
|
|
*/
|
|
|
|
#ifndef __RX_H__
|
|
#define __RX_H__
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
#define WL1271_RX_MAX_RSSI -30
|
|
#define WL1271_RX_MIN_RSSI -95
|
|
|
|
#define RSSI_LEVEL_BITMASK 0x7F
|
|
#define ANT_DIVERSITY_BITMASK BIT(7)
|
|
|
|
#define SHORT_PREAMBLE_BIT BIT(0)
|
|
#define OFDM_RATE_BIT BIT(6)
|
|
#define PBCC_RATE_BIT BIT(7)
|
|
|
|
#define PLCP_HEADER_LENGTH 8
|
|
#define RX_DESC_PACKETID_SHIFT 11
|
|
#define RX_MAX_PACKET_ID 3
|
|
|
|
#define RX_DESC_VALID_FCS 0x0001
|
|
#define RX_DESC_MATCH_RXADDR1 0x0002
|
|
#define RX_DESC_MCAST 0x0004
|
|
#define RX_DESC_STAINTIM 0x0008
|
|
#define RX_DESC_VIRTUAL_BM 0x0010
|
|
#define RX_DESC_BCAST 0x0020
|
|
#define RX_DESC_MATCH_SSID 0x0040
|
|
#define RX_DESC_MATCH_BSSID 0x0080
|
|
#define RX_DESC_ENCRYPTION_MASK 0x0300
|
|
#define RX_DESC_MEASURMENT 0x0400
|
|
#define RX_DESC_SEQNUM_MASK 0x1800
|
|
#define RX_DESC_MIC_FAIL 0x2000
|
|
#define RX_DESC_DECRYPT_FAIL 0x4000
|
|
|
|
/*
|
|
* RX Descriptor flags:
|
|
*
|
|
* Bits 0-1 - band
|
|
* Bit 2 - STBC
|
|
* Bit 3 - A-MPDU
|
|
* Bit 4 - HT
|
|
* Bits 5-7 - encryption
|
|
*/
|
|
#define WL1271_RX_DESC_BAND_MASK 0x03
|
|
#define WL1271_RX_DESC_ENCRYPT_MASK 0xE0
|
|
|
|
#define WL1271_RX_DESC_BAND_BG 0x00
|
|
#define WL1271_RX_DESC_BAND_J 0x01
|
|
#define WL1271_RX_DESC_BAND_A 0x02
|
|
|
|
#define WL1271_RX_DESC_STBC BIT(2)
|
|
#define WL1271_RX_DESC_A_MPDU BIT(3)
|
|
#define WL1271_RX_DESC_HT BIT(4)
|
|
|
|
#define WL1271_RX_DESC_ENCRYPT_WEP 0x20
|
|
#define WL1271_RX_DESC_ENCRYPT_TKIP 0x40
|
|
#define WL1271_RX_DESC_ENCRYPT_AES 0x60
|
|
#define WL1271_RX_DESC_ENCRYPT_GEM 0x80
|
|
|
|
/*
|
|
* RX Descriptor status
|
|
*
|
|
* Bits 0-2 - error code
|
|
* Bits 3-5 - process_id tag (AP mode FW)
|
|
* Bits 6-7 - reserved
|
|
*/
|
|
#define WL1271_RX_DESC_STATUS_MASK 0x07
|
|
|
|
#define WL1271_RX_DESC_SUCCESS 0x00
|
|
#define WL1271_RX_DESC_DECRYPT_FAIL 0x01
|
|
#define WL1271_RX_DESC_MIC_FAIL 0x02
|
|
|
|
#define RX_MEM_BLOCK_MASK 0xFF
|
|
#define RX_BUF_SIZE_MASK 0xFFF00
|
|
#define RX_BUF_SIZE_SHIFT_DIV 6
|
|
#define ALIGNED_RX_BUF_SIZE_MASK 0xFFFF00
|
|
#define ALIGNED_RX_BUF_SIZE_SHIFT 8
|
|
|
|
/* If set, the start of IP payload is not 4 bytes aligned */
|
|
#define RX_BUF_UNALIGNED_PAYLOAD BIT(20)
|
|
|
|
/* If set, the buffer was padded by the FW to be 4 bytes aligned */
|
|
#define RX_BUF_PADDED_PAYLOAD BIT(30)
|
|
|
|
/*
|
|
* Account for the padding inserted by the FW in case of RX_ALIGNMENT
|
|
* or for fixing alignment in case the packet wasn't aligned.
|
|
*/
|
|
#define RX_BUF_ALIGN 2
|
|
|
|
/* Describes the alignment state of a Rx buffer */
|
|
enum wl_rx_buf_align {
|
|
WLCORE_RX_BUF_ALIGNED,
|
|
WLCORE_RX_BUF_UNALIGNED,
|
|
WLCORE_RX_BUF_PADDED,
|
|
};
|
|
|
|
enum {
|
|
WL12XX_RX_CLASS_UNKNOWN,
|
|
WL12XX_RX_CLASS_MANAGEMENT,
|
|
WL12XX_RX_CLASS_DATA,
|
|
WL12XX_RX_CLASS_QOS_DATA,
|
|
WL12XX_RX_CLASS_BCN_PRBRSP,
|
|
WL12XX_RX_CLASS_EAPOL,
|
|
WL12XX_RX_CLASS_BA_EVENT,
|
|
WL12XX_RX_CLASS_AMSDU,
|
|
WL12XX_RX_CLASS_LOGGER,
|
|
};
|
|
|
|
struct wl1271_rx_descriptor {
|
|
__le16 length;
|
|
u8 status;
|
|
u8 flags;
|
|
u8 rate;
|
|
u8 channel;
|
|
s8 rssi;
|
|
u8 snr;
|
|
__le32 timestamp;
|
|
u8 packet_class;
|
|
u8 hlid;
|
|
u8 pad_len;
|
|
u8 reserved;
|
|
} __packed;
|
|
|
|
int wlcore_rx(struct wl1271 *wl, struct wl_fw_status *status);
|
|
u8 wl1271_rate_to_idx(int rate, enum nl80211_band band);
|
|
int wl1271_rx_filter_enable(struct wl1271 *wl,
|
|
int index, bool enable,
|
|
struct wl12xx_rx_filter *filter);
|
|
int wl1271_rx_filter_clear_all(struct wl1271 *wl);
|
|
|
|
#endif
|